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ABSTRACT
Salmani-Jelodar, Mehdi Ph.D., Purdue University, December 2014. Scaling Issues and
Solutions in Ultra Scaled MOSFETs using Predictive Modeling . Major Professor:
Gerhard Klimeck.
Channel length of metal oxide semiconductor field effect transistors (MOSFETs)
are scaling below 20 nm. At this scale, quantum mechanical effects, including source
to drain tunneling and quantum confinement play an increasingly important role in
predicting device performance. Accurate projections of device characteristics are of
high interest in the semiconductor industry. This work presents a semi-empirical
model based quantum transport tool, which is used for accurately predicting the per-
formance of double gate MOSFETs over the next 15 years as part of the International
Technology Roadmap for Semiconductors (ITRS). The results show ON-current and
performance degradation as a result of source to drain (SD) tunneling, and band
structure alteration and supply voltage reduction due to scaling. Furthermore, the
impacts of SD tunneling in ultra-scaled devices are investigated. In particular, heavy
mass materials and the lightly doped drain are proposed as solutions for SD tunnel-
ing. Thick gate stacks can degrade electrostatics in ultra-scaled MOSFETs. Here,
we present an approach to find optimum oxide thicknesses in order to prevent gate
leakage and optimize device electrostatics. Lastly, we analyze the confined SiGe based
P-type MOSFET as a promising candidate for the next technology node in the semi-
conductor industry. Reducing the thickness of the < 110 > SiGe channel improves
ballistic ON-current and increases the band gap, which is favored for reducing leak-
age. These changes are quantified and shown to become more pronounced for higher
germanium percentages. Moreover, while strain plays an important role in improving
the ballistic ON current, this effect diminishes for very thin channel thicknesses.
1
1. INTRODUCTION
With the continual scaling of the CMOS transistors, first demonstrated in the early
1960s, the semiconductor industry is facing new challenges. For the last four decades,
Silicon as a channel material has been the main driver behind the growth. However,
under 100 nm channel length, conventional Metal-Oxide-Semiconductor Field-Effect
Transistor (MOSFET) scaling with Si has faced different challenges. The challenges
include satisfying the ON-current, short channel effects (SCEs) and OFF-current
requirements at the same time. Meanwhile, different engineering innovations have
helped improve the device performance, while pushing MOSFETs scaling far beyond
than it was expected as reflected from the CMOS scaling roadmap of Intel depicted
in Fig. 1.1; The application of uniaxial strain for higher ON-current [1]; High-k/
metal gate technology to alleviate the problem of gate leakage and allow further
scaling [2] and introduction of new device architecture like Silicon-on-insulator (SOI)
and FinFET to improve the electrostatics and reduce the leakage current [3]. As
it is depicted in Figs. 1.1 and 1.2, number of critical atoms and electrons under
the gate are going to be countable with scaling the feature; This brings different
quantum mechanical phenomena to the picture. For example, electrical properties
of material depend on the geometry parameters like confinement, orientation and
strain. As it is depicted in Fig. 1.3, Si nanowire band structure can change drastically
with orientation and strain. Additionally, gate and source-to-drain (S/D) tunneling
phenomena happens with the miniaturization of the gate oxides and channel length
[4–6]. All of the aforementioned phenomena adds up to the complexity of projecting
next technology nodes in semiconductor industry [4]. At these small scales, predictive
models to provide insights and help device engineers towards designing and innovating
scaled MOSFETs is crucial. These models should be able to capture the essential
physics for ultra-scaled devices [7].
2
Fig. 1.1. The Intel MOSFET scaling trend from 2005. Multiple innova-
tions pushed the CMOS scaling this far and more innovations are needed
to push the scaling further down to 5 nm and beyond. Number of atoms
along the gate length (node atoms) and the gate width in FinFETs (crit-
ical atoms) and number of electrons in the channel are shown. These
numbers are scaled down to a few atoms and electrons, which are not
possible to accurately model with conventional drift diffusion or compact
models. The image is adapted from [8].
For atomic scale MOSFETs, non-equilibrium green’s function (NEGF) is a com-
putationally feasible method to project transistor’s performance. NEGF, quantum
transmission boundary method (QTBM) and similar atomistic approaches work based
on semi-empirical models. Using these atomistic models we projected transistor scal-
ing and explored the possible issues. By scaling the gate length, source to drain
tunneling deteriorates the device performance. We explored the impact of S/D tun-
neling and provided some solutions. Additionally, by replacing thin SiO2 with thick
high-k gate stacks, the gate control over the channel weakens. We explored the impact




Fig. 1.2. Scaling effects on number of atoms and electrons. (A) Shows the
number of electrons under the gate based on ITRS [9] and Intel’s published
data as NumberOfElectrons = (VDD − VT ) × CGq , where VDD, VT , CG
and q are the supply voltage, the threshold voltage, the gate capacitance
and electron charge, respectively. (B) Shows scaling of minimum feature
size in CMOS technology based on Intel and ITRS roadmap data.
different high-k oxide material. Silicon was dominant channel material in the semi-
conductor industry. However, Silicon Germanium (SiGe) received a lot of attention
for next technology nodes. Ge is integrated into the technology process in contacts
to apply strain to the channel and this makes integrating SiGe to CMOS process a
more feasible choice compared to III-V materials or other exotic semiconductors like
MoS2. In the last part of this thesis, using confined SiGe as a channel material is
analyzed. Next sub-sections explain the whole work briefly:
1.1 Semi-empirical Model Development
To continue MOSFET scaling and designing nanoscale device predictive modeling
is crucial [7]. As the size of devices is going below few nanometers, atoms are count-
able and different critical physics come into picture. This raises the need for atomistic
4
Fig. 1.3. Schematic description of the change in the electronic band struc-
ture (a) < 100 > and (b) < 110 > oriented Si nanowire under no-strain
and compressive-strain conditions. ∆2 and ∆4 has 0.19 m0 and 0.91
m0 effective masses, respectively. Orientation and strain both can vary
band structure and the effective mass at the bottom (top) of conduction
(valance) band; consequently, the material behavior in MOSFET devices.
models, which can capture quantum mechanical effects very well. There are several
competing methods and each of these has its own advantages (and disadvantages).
The introductory nature of this subsection prevents us from going into details. One
finds excellent descriptions in different books devoted to electronic structure calcula-
tions like [10]. The choice of a particular atomistic calculation generally comes down
to an optimization of the following factors:
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a) Speed of operation: Modeling realistic devices with non-periodic structures in
a reasonable time over feasible computational resources is usually the prime
consideration.
b) Precision: While time is critical, getting physically feasible results that match
relevant experiments is another deciding factor.
The most well developed and accurate calculations found in commercial software
are a category of methods called the ab-initio which try to adopt a ”first-principles”
approach, i.e. no pre-assumptions. The accuracy of these methods is offset, how-
ever, by their disadvantages. Commercial codes can typically handle bulk crystalline
materials very well. However, they become prohibitively time consuming and compu-
tationally expensive in the case of realistic device sizes having millions of atoms and
defects [11]. Other methods, such as semi-empirical methods, are usually preferred
for applications such as tight-binding and enhanced valance force field models. These
semi-empirical methods have an acceptable trade off between the above deciding fac-
tors.
Semi-empirical models with physics-based symmetries and properties usually can
be developed by using some fitting parameters to reproduce the experimental or first-
principle calculated data. Enhanced Valence Force Field (EVFF) method for lattice
properties is one of the models that we developed by fitting a few parameters us-
ing evolutionary computing method. An accurate understanding of lattice properties
provides a stepping stone for the investigation of thermal phenomena and has large
impact in thermoelectricity and nano-scale electronic device design. The VFF method
allows for the calculation of static properties like the elastic constants as well as dy-
namic properties like the sound velocity and the phonon dispersion. In this thesis,
a parallel genetic algorithm (PGA) is employed to develop the optimal VFF model
parameters for Gallium-Arsenide (GaAs) and InAs. This methodology is also used
for fitting parameters for strained Silicon and can be used for other semi-empirical
models. The achieved results agree qualitatively and quantitatively with the experi-
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mental or ab-initio data. Chapter 2 explains semi-empirical model development and
an application of it in detail based on published researches in [7, 12–16]
1.2 CMOS Transistor Roadmap Projection
Due to the significant resources and investments required to develop the next gen-
eration of complementary-MOSFET (CMOS) technologies, it has been necessary to
identify clear goals and put collective efforts towards developing new equipment and
technologies. The semiconductor roadmap represents a consensus among industry
leaders and gives projected needs based on past trends. The International Technol-
ogy Roadmap for Semiconductors (ITRS) [4, 9] is the standard accepted roadmap to
identify future requirements of CMOS technology.
Fig. 1.4. On the left, the flowchart shows MASTAR’s inputs and outputs.
MASTAR gets SS and DIBL form recent devices [17]. Therefore, the
calculations are very dependent to the recent fabricated MOSFETs. It
can have huge discrepancy over years. Specially, for far future it cannot
capture the critical physics like quantum confinement and source to drain
tunneling. Current MASTAR model lacks important physics, which leads
to inaccurate projection for even near future ITRS nodes, which is shown
in the right side.
7
Fig. 1.5. The calculated ON-current using MASTAR [17] for DG and
bulk is compared with the recently reported best experimental data. The
results for DG MOSFETs from NEMO tool suite [18] is shown and these
results are aligned with the trend of experimental reports [4].
These target values for different MOSFETs in ITRS device tables used to be ex-
tracted with compact models, which does not capture required physics for prediction
in ultra-scaled devices. As device sizes are approaching sub-25 nm and their body
thicknesses are going down to a few nanometers, different quantum mechanical ef-
fects come into picture and simple compact models or standard Drift Diffusion method
cannot capture these effects. The device size is getting very small, which vary some
major electrical properties of materials, such as the electronic band structure, become
dependent on the geometry as well. Models which can capture essential physics are
required [7]. We used quantum transport tool to help semiconductor industry to iden-
tify the issues for scaling. In addition to the short channel effects strengthen, S/D
tunneling will be a major issue. S/D tunnelling increases the sub-threshold swing
(SS) and consequently degrades the device performance. We studied its effects and
a solution based on doping profile engineering proposed to fix it [19]. Quantum con-
finement reduces the transport mass and increases the injection velocity but in ultra
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scaled MOSFETs, it raises the S/D tunneling ratio, which leads to lower Vth and
consequently reduces the ON-current. Chapter 3 explains CMOS transistor scaling
projection for next 15 years in detail based on published researches in [4, 20–22]
1.3 Design Guidelines for ultra-scaled MOSFETs (Lch <12 nm)
Traditional thinking assumes that a light effective mass (m∗), high mobility mate-
rial will result in better transistor characteristics. However, sub-12 nm metal-oxide-
semiconductor field effect transistors (MOSFETs) with light m∗ may under-perform
compared to standard Si, as a result of source to drain (S/D) tunneling. An optimum
heavier mass can decrease tunneling leakage current, and at the same time, improve
gate to channel capacitance because of an increased quantum capacitance (Cq). A
single band effective mass model has been used to provide the performance trends
independent of material, orientation and strain. This paper provides guidelines for
achieving optimum m∗ for sub-12 nm nanowire down to channel length of 3 nm.
Optimum m∗ are found to range between 0.2 - 1.0 m0 and more interestingly, these
masses can be engineered within Si for both p-type and n-type MOSFETs. m∗ is
no longer a material constant, but a geometry and strain dependent property of the
channel material.
Until this point, using light effective mass materials as channel has been appealing
due to their high injection velocities. However, it has been shown at 12 nm chan-
nel length InGaAs (m∗ = 0.07m0) provides very similar SS, DIBL and ON-current
compared to strained-Si for triple-gate MOSFETs [23]. By scaling the channel length
further (below 12 nm and based on ITRS device table this is the device gate length
after 2019), the effect of S/D tunneling is bound to become more important [6, 24].
This effect increases the direct tunneling leakage current, and consequently, the sub-
threshold swing (SS) [6, 25, 26]. Achieving low SS is the key factor in scaling de-
vices. To lower SS, FinFET structures are used and NW MOSFETs have emerged
as promising candidates for ultra-short devices [27]. Gate-all-around NWs offer the
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best electrostatic gate control over the channel [6, 27]. Previous theoretical studies
have explored the effects of channel materials, orientation and strain on tunneling in
NMOS devices [6, 24, 26, 28–30]. These studies showed the benefit of using heavier
mass materials over light effective mass materials [6]. However, these studies did not
estimate the range of optimum heavy effective mass that might be needed to achieve
both low SS and high ON-current for different channel lengths [6,24,26,28–30]. Addi-
tionally, these studies did not talk about the effect of heavy effective mass on quantum
capacitance and electrostatics. PMOS devices were not discussed in detail in previous
studies.
In Chapter 4, using a single band effective mass transport model we attempt
to answer the following questions: 1) What is the optimum effective mass range,
independent of channel material, orientation, strain and transport type (n-type or
p-type MOSFETs), for NW MOSFET with a given channel length? 2) How does a
heavy mass channel material impact device electrostatics? 3) Since m∗ is a silicon
geometry and strain dependent parameter, is it possible to engineer silicon in such
a way to achieve optimum effective masses? Chapter 4 is written based on research
work published as [4, 20, 31].
1.4 Optimum High-k Oxide for the Best Performance in Ultra-scaled
MOSFETs
A widely used technique to mitigate the gate leakage in the ultra-scaled metal
oxide semiconductor field effect transistors (MOSFETs) is the use of high-k dielectrics,
which provide the same equivalent oxide thickness (EOT) as SiO2. High-k materials
provide thicker physical layers for the same EOT. However, using a thicker physical
dielectric for the same EOT has a negative effect on the device performance due to
the degradation of 2D electrostatics. In this thesis, the effects of high-k oxides on
double-gate (DG) MOSFET with the gate length under 20 nm are studied. We find
that there is an optimum physical oxide thickness (TOX) for each gate stack, including
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SiO2 interface layer and one high-k material. For the same EOT, Al2O3 (k=9) over 3
Å SiO2 provides the best performance, while for HfO2 (k=20) and La2O3 (k=30) SiO2
thicknesses should be 5 Å and 7 Å, respectively. The effects of using high-k oxides
and gate stacks on the performance of ultra-scales MOSFETs are analyzed. While
thin oxide thickness increases the gate leakage, the thick oxide layer reduces the gate
control on the channel. Therefore, the physical thicknesses of gate stack should be
optimized to achieve the best performance.
In Chapter 5, we attempt to answer these questions: 1) What is the impact of using
a different high-k materials with the same EOT on an ultra-scaled DG MOSFET?
2) What is the optimum thickness of high-k gate stack for a fixed EOT? 3) How do
we analytically estimate the gate leakage in the off state for a specific gate stack?
Chapter 4 is written based on research work at [5, 32].
1.5 Quantum Confined SiGe MOSFETs
High mobility channel materials have been widely pursued for the continued minia-
turization of transistors. Due to its superior hole mobility Silicon Germanium is a
leading candidate as a replacement channel material for PMOS. High mobility ma-
terials including SiGe and III-V have also been incorporated in modified FinFET
geometries to lower the leakage resulting from short channel electrostatics. For ex-
ample, SiGe cladding FinFET employs a thin SiGe cladding layer as the channel
around a non-conducting Si fin to provide stronger gate control. In this work, atom-
istic simulations are used to obtain band structure and transport characteristics in
the ballistic regime for SiGe channels between 2 to 8 nm in the presence of strain for
various Ge mole fractions between zero to one. We show that reducing thickness of
the <110> SiGe channel improves ballistic ON-current and increases the band gap
desirable for lowering leakage. These changes are quantified and are more pronounced
for higher germanium percentage. Moreover, while strain has an important role in
improving ballistic ON current, its effect diminishes for channel thicknesses below 3
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nm. Finally, we compare a cladding FinFET composed of a 3 nm SiGe channel over
a Si fin with a bulk FinFET of the same material composition and footprint. The
simulations show that cladding FinFET outperforms regular FinFET; largely as a
result of quantum confinement (QC) effects. Chapter 5 is written based on research
work, which has been done in collaboration with GLOBALFOUNDRIES and [33].
1.6 Thesis Organization
This thesis is organized as follows: Chapter 2 is discussion about fitting for semi-
empirical model development. In Chapter 3, the needs for rewriting the ITRS device
tables are explained and the process for calculation for those tables are explained
along with some discussion on the results. In Chapter 4, S/D tunneling as an im-
portant performance degradation factor in ultra scaled devices is studied in detail.
Chapter 5 provides the guideline about designing optimum high-k gate stack in ultra-
scaled MOSFETs. Using confined SiGe as a near term solution in CMOS technology
nodes is discussed in Chapter 6. In Chapter 7, the thesis is summarized and further
development and research effort for future is suggested.
The presented work in this thesis is based on the papers published or submitted to
different journals and conferences. Some figures and contents have been reused from
these publications in this thesis. The permission for the reuse of the contents and
figures from the publishers has been obtained, which are present in the Appendix.
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2. SEMI-EMPIRICAL MODEL DEVELOPMENT
2.1 Introduction
Computational nanoscience is attracting aditional attention as the power of com-
puters and clusters is increasing. The ability to accurately model nano-sized struc-
tures and their constituting materials is pivotal to understand and improve the
state-of-the-art semiconductor materials and devices technology. Many modeling ap-
proaches use experimental and mechanical data to adjust required parameters for
their models. These methods are termed semi-empirical. The underlying mathemat-
ical expressions are based on physical concepts such as specific types of interactions
or symmetries. While the fundamental interactions are well understood, they can be
extremely hard to quantify from ab-initio models. The interaction strengths are there-
fore treated as fitting parameters. Usually such approaches are based on regulating
the model’s input parameters to fit the model’s output with measured experimental
values or higher-order mechanical models. In some cases the number of inputs may
be very few (two or three) and scientists find them by trial and error. However, it
is more typical that the models are very complex and it is hard if not impossible
to solve them analytically. The semi-empirical tight binding method for the mate-
rial’s electronic structure, for example, has between 16 to 200 parameters to fit [13].
In the case of many input parameters,an optimizer is needed to fit the inputs for
specific experimental target values. The authors employed evolutionary computing
approaches for semi-empirical tight binding successfully in the past [13, 34]. In these
models the parameters have a physical meaning and the range of permitted values is
usually constrained. The fitting process is also used to tweak and fine-tune the final
model itself.The semiconductor device simulation tools which implement the models
are monolithic and need several tenths of a second to several hours of computation
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time. Developing accurate models for lattice properties is essential for the design of
nanoscale electronic and optoelectronic devices [35]. The development of a model
based on an atomistic representation of the crystal is still challenging. One of these
approaches is the semi-empirical Valence Force Field (VFF) model [36, 37]. Based
on accuracy and complexity different types of VFF models have been proposed in
the literature [37][7]. These models are comparatively simple and have deficiencies in
capturing the physics. By adding additional physical interaction terms to the model
and using genetic algorithm to find the related parameters, a more precise model
can be constructed. Here, an 8-parameter VFF models developed which includes all
nearest-neighbor as well as the co-planar second nearest-neighbor interactions. The
model is explained in the next section. For fitting the VFF model with experimental
data three issues need to be considered: a) objectives must be met to obtain a variety
of physical characteristics of the material, b) model inputs have constraints in order
to retain their physical meaning, and c)the dependence of the model results on the 8
input parameters is very complex and nonlinear. These issues and the complexity of
the fitness landscape enforced us to use an evolutionary computing approach to solve
this multi-objective problem [38]. Genetic algorithms (GAs) have been employed in
the past to produce reasonable results for such problems.Each chromosome’s evalu-
ation takes a few tens of a second. For these reasons a parallel genetic algorithm
approach(PGA) is employed over an eight-core cluster to speed up the optimization
process. In related work, Kane used a weighted least squares approach to fit six input
parameters of his model against a few selected points of the dispersion relation [39].
Martin’s model has only two parameters that are fitted against the elastic constants
−a single objective [40]. Lazarenkova et al. proposed three additional parameters
where one of them was derived analytically and the remaining two were found by
trial and error [41]. All these approaches had a single objective and few input param-
eters. This chapter features a more complex model with 8 input parameters which is
fitted against three different objectives. Due to this complexity GA is employed. The
model is applied to the semiconductor gallium arsenide (GaAs) [35], but the method-
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ology can also be used for other zincblende materials like InAs and InP. The chapter
is organized as follows: Section 2.2 provides an overview on the lattice dynamics and
the Valence Force Field (VFF) model. Section 2.3 is a brief introduction to standard
GA and PGA. In Section 2.4 we explain the fitness function and the used parameters
for the PGA and then show implementation results for fitting parameters of the VFF
model to multiple objectives. After that we show the model is predictive and its
capability to be extended for other materials. In Section 2.5, an application of the
model for calculation of thermal properties in nano-structures is described. Section
2.6 concludes with finishing remarks.
2.2 Lattice Dynamics and the Valence Forced Field Method
This section gives a brief introduction to the valence force field model and its
connection to the vibrational modes, or phonons, of a semiconductor crystal. Static
and dynamic lattice dynamics of semiconductors play a decisive role in electronics.
They determine the thermal conductivity, which is a limiting factor in the performance
of today’s transistors. Scattering between electrons and phonons typically deteriorates
the speed of the device and introduces dissipation and heating, the latter being the
main limiting factor in the operation frequency of today’s transistors.
2.2.1 Valence Force Field Model of the Crystal Energy
The valence force field (VFF) model provides a fundamental and microscopic
description of lattice properties [37]. Semiconductor devices are typically made of
materials like GaAs where atomic bonds are to a large extent covalent. This makes
the interaction short-range, as opposed to ionic crystals like NaCl where the bond is
largely based on long-range Coulomb interactions. The VFF method expresses the
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total crystal energy as a functional of the bond angles and bond lengths, as depicted



































Here NN denotes nearest neighbors, COP stands for coplanar bonds, i,j,k,l are atom
indices, r and θ are bond lengths and angles, and α, β, γ, δ and ν are empirical force
constants. d is the equilibrium bond length and Z are fractional point charges. The
most commonly used description, known as Keating model [36], neglects all but the
first two contributions [37, 43].
Fig. 2.1. Sketch of the short-range interactions which constitute the va-
lence force field model for the lattice energy.
In mono-atomic crystals like Si the model’s inputs are 5 parameters including
α, β, γ, δ and ν. In diatomic crystals like GaAs two different values of β, γ and δ
are possible depending on what atom sits at the apex of the two bonds, bringing
the number of parameters up to 8. It is well-known that the bonds in zincblende-
type semiconductors like GaAs, which are binary compounds consisting of atoms with
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different radii, do exhibit a partially ionic character. To account for this, the Coulomb
interaction between point charges fixed at the mean atomic positions was added (rigid
ion model), which is represented by the last term in Eqn. (1). In 3D-periodic lattices
this long-range interaction can be evaluated using Ewald summation [44].
2.2.2 Elastic Constants
Nanostructures, i.e. structures at the size of few to hundreds of nanometers which
are composed of different materials, typically comprise some lattice mismatch be-
cause the natural bond lengths of crystals differ. Structures consequently exhibit
strain where the atoms are distorted from the natural positions they would take if
only a single material was present. The microscopic description of the VFF model
allows finding these atomic positions by writing down the energy functional for the
structure and minimizing with respect to the atomic coordinates, a process known as
strain relaxation. Calculations of strain in macroscopic materials, such as buildings
or vehicles, are commonly performed using continuum elasticity theory. The model
parameters for this theory are the elastic constants, well-established material parame-
ters that are easily accessible by experiment. Due to the symmetry of zincblende-type
lattices, only three constants C11, C12 and C44 suffice to describe zincblende nanos-
tructures. A connection to the microscopic VFF model is established by performing a
Taylor expansion of the energy in (1) for a bulk crystal around the equilibrium bond
length. This expansion can be rewritten in terms of the strain tensor. Coefficient
comparison yields analytical relations between the microscopic VFF parameters and
the macroscopic elastic constants [43].
2.2.3 Lattice Dynamics and Phonons
The elastic constants are at the center of the description of static lattice properties
of crystals. Dynamic properties, i.e. vibrations, are typically classified by harmonic
oscillations of the lattice called phonons. Knowledge of the so-called dispersion re-
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lation h̄ω(q), where h̄ω is the phonon energy at the phonon wave-vector q, permits
the calculation of manifold quantities ranging from thermal conductivity to phonon-
limited electron mobilities. The vibrational frequencies ω of the phonons are the
eigenmodes of the dynamical matrix, which is closely related to the crystal energy:
It is the Hessian (second derivative) of Eqn. (1) with respect to all atomic positions,
augmented with a wavevector-dependent phase factor that reflects the periodicity of
the structure. The details to solve such a dynamical matrix are outlined in Ref. [37].
Zincblende lattices are periodic continuations of two-atomic unit cells.Since every
atom has three spatial degrees of freedom, the size of the dynamical matrix for any
wave-vector is consequently 6. The resulting six eigen-modes are classified as follows:
• Three modes are low-energy oscillations that have vanishing energy as q → 0. The
slope of h̄ω(q 0) determines the speed of sound in the material. These acoustic
modes dominate properties such as thermal conductivity.
• The three high-energy modes are called optical modes. They are characterized by
out-of-phase oscillations of the two atomic Ga and As sublattices. In zincblende
crystals these modes dominate the scattering between electrons and phonons.
For each type two out of three modes vibrate in directions perpendicular to the
wave-vector whereas the vibration of the third mode is in the same direction. This
classifies into transversal (T) and longitudinal (L) branches. The crystal hence ex-
hibits TA(2), TO, LA (2) and LO phonons, where O stands for optical and A stands
for Acoustic. This classification is illustrated in Figure 2.2.
2.3 Genetic Algorithm
This section is a brief introduction to genetic algorithms and parallel genetic
algorithms. Readers who are familiar to these algorithms may skip this part.
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Fig. 2.2. Phonon modes in zinc blende lattices. A) Sketch of the movement
of atoms in the example of a phonon wavevector parallel to the [100] crystal
direction. B) An example dispersion relation with labeling of the optical
and acoustic branches. The horizontal axis denotes the wavevector and
the vertical axis the phonon energy. The Greek labels (Γ,∆ and X) are
symmetry points of the crystal. Images are reproduced after [7] c©2011
IEEE.
2.3.1 Standard Genetic Algorithm
Genetic algorithms are adaptive heuristic search techniques which are inspired by
the principles of evolution and natural selection. Due to this, they represent an intel-
ligent exploitation of a random search within a defined search space to find solutions
for a given problem. First pioneered by John Holland, they are widely used and ex-
perimented in the science and engineering area [45]. In the standard GA, candidate
solutions are encoded as fixed-length binary strings (or vectors), where the bits of
each string are considered to be the genes of an individual chromosome and where
the tuple of these individuals called a population. The initial solution population
is usually chosen randomly. These chromosomes, which are candidate solutions, are
allowed to evolve over a number of generations. In each generation, the fitness of each
chromosome is evaluated. This is a measure of how well the chromosome optimizes the
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objective function. Subsequent generations are created through a process of selection,
recombination, and mutation. A chromosome fitness measure is used to probabilis-
tically select which individuals will recombine. Recombination (crossover) operators
merge the information contained within pairs of selected ”parents” by placing ran-
dom subsets of the information from both parents into their respective positions in
a member of the subsequent generation, or a child. Due to random factors involved
in producing ”children” chromosomes, the children may or may not have higher fit-
ness values than their parents. Nevertheless, because of the selective pressure applied
through a number of generations, the overall trend is towards a generation of higher
fitness chromosomes. Selection is a costly process which is usually based on the chro-
mosomes’ fitness. Mutations are used to help preserving diversity in the population.
Mutations introduce random changes into the chromosomes [46]. The main objec-
tive of the mutation is exploring the solution space versus the main objective of the
crossover which is exploiting. The pseudo-code of the canonical GA is depicted in
Figure 2.3.
Fig. 2.3. Pseudo-code of the canonical genetic algorithm.
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2.3.2 Parallel Genetic Algorithm
The parallel GA (PGA) is an algorithm used to accelerate computation using
parallel and distributed computing. The PGA has the potential capability to solve
problems faster than simple GA. However, it was mainly used by the software. Due
to the nature of the problem and available cluster the parallel GA that is used in this
project is coarse-grain (or island) [47].
The island or coarse-grained model divides the population in multiple sub-populations.
The sub-populations evolve independently from each other for a certain number of
generations (isolation time). After the isolation time, a number of individuals are
distributed among sub-populations by the migration operator. This model also is
more capable of finding global optimum chromosome in complex fitness landscapes.
Petty and Leuzestudieda coarse-grain PGA in Ref. [48]. In this research we employed
a coarse-grain PGA. For more detail about other PGA methods please read [7]
2.4 Phonon Dispersion for GaAs
To fit the model with experimental data using a PGA, a sophisticated multi-
objective fitness function is defined to help the optimization method to find the opti-
mum solution with minimum fitness evaluations. This section first describes how the
fitness function is developed and what the used parameters were for PGA. Then the
three-step parameter fitting for the objectives is explained: acoustic branches, whole
dispersion relation, and at the end whole dispersion and elastic constants. The ex-
tracted parameters are displayed in [7,14]. This problem has an 8-dimensional vector
of real numbers as a gene, where each of the genes is related to the model’s inputs.
The order of genes in the chromosomes is as follows:
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2.4.1 Fitness Function and PGA Parameters
We minimize the mean-squared-error between the model’s simulation outputs and
experimental data. Three objectives needed to be fit. The first objective (e.g. F1)
was the dispersion relation. By this objective an attempt was made to match the
acoustic (and optical) branches with experimental data points . This is shown in the
following equation:
F1 = Σallkpointsrange(V FFoutput − Expvalue)2
At high symmetry points (Γ,X and L in Figs. 2.6) weight was added to push
the evolution process to converge to a better match for these points, as they are
particularly important, thus counted as a second objective (e.g. F2). The third
objective (e.g. F3), which was added to the third part of the fitting process, was the
mean-square-error between calculated and target elastic constants . The total cost
value is then composed as follows:
CostV alue = W1F1 +W2F2 +W3F3,
where Wi is the weight of every distance function. These weights were assigned
manually based on tolerable deviations from target values. To handle the constraints
over the range of input parameters, a very large cost value (106) was applied when the
inputs were out of the acceptable range. The acceptable ranges were 0 < α, ν < 100
and -100 to +100 for all other parameters.
In the semi-empirical methods, experimental data is typically used as target val-
ues. In this work, we used experimental data from [49]. For some experimental points
like Γ, this data was extended with generally accepted values (e.g. zero). Experimen-
tal data has some error which depends on the precision of the measurement devices.
To include this issue in the minimizing process a ”range” fitness function was used:
if the model’s outputs were within a certain range of the target values they would get
the same high positive weight in fitness value. If the model’s outputs are out of the
range then the square of the distance to the target range enters the fitness value (see
Fig. 2.4.1). Other parameters for the island PGA are a population size of 2000, 100
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Fig. 2.4. Fitness evaluation with variation around the target value.In
this minimization problem the fitness value increases with the distance
between a target range and the model’s output. Image is reproduced
after [7] c©2011 IEEE.
for number of generations, crossover rate 0.7, crossover type was one-point, mutation
rate 0.05, migration rate 1 per each island. The PGA ran on an 8 core cluster. Due
to the random nature of evolutionary algorithms, we ran each optimization process
about 10 times and reported the best achieved results.The model was developed in
NEMO5 using C++ [18]. Each optimization process takes about 10 hours to be done
on an eight 2.5 GHz cores shared memory cluster with 32 GB memory and 10 GibE
(Gigabit Ethernet) connection.
23
2.4.2 Predictiveness of the model
The strength of any model is given by its ability to predict experimental data not
included in the fitting process. A first indication of the model’s predictive abilities is
given by phonon frequencies, which were not included in the fitting process. Figure
2.4.2 compares the model versus experiment for the phonon dispersion path L−X −
W − L. Good agreement is observed, suggesting a solid physical foundation of the
chosen approach.
2.4.3 Extending the model for other materials: InAs
The same approach as explained for GaAs, is used for a EVFF model for InAs. The
lack of experimental data [50] made the process less accurate and as it is depicted
in the figure there is no experimental/ab-initio data point at L symmetry point.
However, the overall phonon dispersion looks to be fitted well (Figure 2.4.3). Further
information is provided in Ref [12].
2.5 An application of the EVFF model in thermoelectricity
Using the EVFF model for GaAs and InAs, the phonon spectra in zincblende
InAs, GaAs and their ternary alloy nanowires (NWs) are computed using an enhanced
valence force field (EVFF) model (Figure 2.5) . The physical and thermal properties
of these nanowires such as sound velocity (Figure 2.5-a), elastic constant, specific heat
(Cv)(Figure 2.5-b), phonon density of states, phonon modes, and the ballistic thermal
conductance are explored. The calculated transverse and longitudinal sound velocities
along < 100 > direction in these NWs are 25% and 20% smaller compared to the bulk
velocities, respectively. These velocities along < 111 > direction are about two times
smaller than bulk values. The Cv for NWs are about twice as large as the bulk values
due to higher surface to volume ratio (SVR) and strong phonon confinement in the
nanostructures. The temperature dependent Cv for InAs and GaAs nanowires show
24
a cross-over at 180K and 155K along < 100 > and < 111 > directions respectively.
It happens due to higher phonon density in InAs nanowires at lower temperatures.
With the phonon spectra and Landauer’s model the ballistic thermal conductance is
reported for these III-V NWs. The results in this work could help to engineer the
thermal behavior of III-V NWs. Further detail is provided in Ref. [12].
2.6 Conclusion
In this chapter the process for a semi-empirecal model development using parallel
genetic algorithm was shown. The semi-empirical model for semiconductor lattice
properties was achieved by fitting its constant parameters to experiment. The model
was verified to be predictive for other frequencies and we showed it is extendable for
other materials. As an application of the model we used it for predicting theroelectric
properties of a square cross section nanowire. The process for developing complex
semi-empirecal models are the same. We used the same method to fit parameters for
straines Si [13] and MoS2, GaSb and InSb (which we did not publish).
25
Fig. 2.5. (A) Phonon dispersion of gallium arsenide. Solid line: 8-
parameter set (see Ref. [14]) fitted against the dispersion, the sound
velocities, and the elastic constants. Dashed line: Keating model with
α = 41.19N/m, β = 8.94N/m. Crosses are experimental data from [49].
(B) Phonon dispersion of GaAs along the path LXWL. Solid line: 8-
parameter set (see Ref. [14]). Crosses are experimental data from [49].
Images are adopted from [14].
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Fig. 2.6. Phonon spectrum of InAs in bulk are depicted. The cross points
are experimental values from [50] and the solid lines are EVFFs output
with listed parameters in [12]. Image is reproduce after [12].
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Fig. 2.7. Low energy branches of phonon band structure for different
alloys of InGaAs. The phonon wave vectors, q, are all in the nanowire
periodic direction which is <100>. Image is reproduce after [12].
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Fig. 2.8. (left)Longitudinal (Vl) and transversal (Vt) Sound Velocity in
<100> InGaAs alloy NWs with freely vibrating transverse boundaries.
As a reference the bulk longitudinal and transversal sound velocities are
shown along the <100> direction [51]. (right) Variation of the specific
heat (Cv) at 300
◦K in InGaAs alloy nanowires with fraction of In and Ga.
As a reference the specific heat for bulk InGaAs [28] is shown by a black
line with holes. NWs have larger Cv than bulk due to larger surface to
volume ratio. Images are reproduce after [12].
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3. CMOS TRANSISTOR SCALING ROADMAP
3.1 Introduction
Due to the significant resources and investments required to develop the next
generation of complementary-MOSFET (CMOS) technology nodes, it is necessary
to identify clear goals and put collective efforts towards developing new equipment
and technologies. The semiconductor roadmap represents a consensus among industry
leaders and gives projected needs based on past trends. The International Technology
Roadmap for Semiconductors (ITRS) [9] is the standard accepted roadmap with clear
targets to identify future requirements of CMOS technology. The target values for
different MOSFETs in ITRS device tables used to be extracted with compact models
using MASTAR CAD tool (Fig. 3.1). These compact models get SS and DIBL
form recent devices [17] as inputs which can cause a huge discrepancy in setting
targets for future nodes as it is depicted in Fig 3.1-b. As device structures are getting
extremely small (channel length below 20 nm and body thicknesses less than 8 nm)
quantum mechanical effects become an issue to the picture. Additionally, the material
transport/confinement orientation can change the electronic properties of the channel
material. This means that the electrical properties of a material are not inherited from
the bulk material properties, but are also geometry dependent. In Figs. 3.1-a and
3.1-b, the effects of confinement are depicted, such that when the body thickness of Si
goes from 5 nm to 2 nm, band structure and density of state change. These changes
will affect device performance. In addition, in Figs. 3.1-c,-d and -e, the transport
orientation and confinement direction can drastically vary the device characteristics.
As it is shown in Table I, channel length will go below 10 nm after 2019. This will lead
to high source-to-drain tunneling current in OFF-state. To capture tunneling effects
accurately, a sophisticated CAD tool will be required. Due to aforementioned reasons,
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devices characteristics for ITRS-PIDS tables are calculated with a quantum transport
tool which captures all of the essential physics accurately. The scaling trend and ION
for double gate devices are depicted in the Fig. 3.1. The calculated ON-current trend
with quantum transport tool and compact model based calculations show a drastic
difference. This trend is happening due to three major effects: i)Short channel effects
(SCEs), ii) S/D tunneling and iii) Quantum confinement. All of these effects will be
discussed in the following sections. In section 3.2 we explain the method to calculate
the devices characteristics. In section 3.3 the results are provided. In Section 3.4 we
will discuss different phenomena in these devices. Finally, Section 3.5 will conclude
the work.
(a) (b)
Fig. 3.1. a) A flow chart which shows MASTAR’s inputs and outputs.
MASTAR gets SS and DIBL form recent devices [17] due to that the
calculations are very dependent to the recent fabricated MOSFETs. It
can have huge discrepancy over years. Specially, for far future it cannot
capture the critical physics like quantum confinement and source to drain
tunneling.
3.2 Methodology
An atomistic quantum transport simulator based on Quantum Transmitting Bound-
ary Method (QTBM) method with the nearest-neighbor sp3d5s∗ tight-binding (TB)















































































































































































































































































Fig. 3.2. a) Band structure and DOS for Tsi=4.9 nm. b)Band structure
and DOS for Tsi=2.2 nm. c,d,e) Self-consistant band structure calculated
for UTB with 2.2 nm thickness with different transport and confinement
orientations. Orientation can change band structure and respectively car-
rier mass in a device.
validity of the TB band structure is confirmed via comparison against first principle
electronic structure calculations in ultra-thin body (UTB) silicon for different UTB
body thickness and the result for tsi=2.2 nm is depicted in Fig 3.2. These results show
agreement between first-principle calculations and tight-binding’s output. To capture
the scattering effect backscattering model, the Lundstrom model, is used. After cal-
culation of the device ballistic characteristics using backscattering model [54–57] is
applied using the following equations [54]:
T =
λ0





Fig. 3.3. a) Projecting MOSFET scaling geometry such as LEff , VDD and
EOT for next 15 years. b) Analytical model based (MASTAR) calculation
shows constant performance improvement with Lg shrinking, however,
atomistic modeling shows exactly opposite trend.
Fig. 3.4. Comparison between DFT/LDA (abinit [53]) band structure
(blue dashed lines) and tight binding (red solid lines) for a 2.2 nm UTB.
The LDA bandgap has been corrected by scissor operator. Maximum
deviation for the lowest conduction and highest valence bands is 251 meV
at K point (at the end of [110]) but around the Γ point it matches very
well. Similar agreement is obtained for an even smaller body thickness of
1.1 nm.
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HighV DS : IScattering =
T
2− T IBallistic (3.2)
LowV DS : IScattering = T × IBallistic (3.3)
where T is the transmission coefficient and ℓkT is effective ON-current channel
length, which is the distance between top of the barrier and one kBT lower than
that [56, 58, 59]. This value is calculated from ballistic potential profile for each
bias-point. The mean free path (λ) value is required to include scattering effect
by back scattering model. This value is extracted from the experimental reported
values [60–63] for different UTB body thickness and charge under the gate. The





where VDS is very low, i.e. 5 mV and vinj is related to the equivalent charge under
the gate. µ0 is mobility, which is dependent to the charge under the gate and device
body thickness.
3.2.1 Maximum tolerable series resistance calculation for HP devices
At the last post-processing phase, series resistance effect is assumed as maximum
1/3 reduction over ON-current. Based on that assumption the maximum tolerable
series resistance is extracted. To calculate the maximum tolerable series resistance,
we calculate the second ballistic ID − VG with VDS-0.1 V. After calculation of I-V
with scattering we calculate the RSD as below:







∆Vgs = IdsRs and ∆Vds = Ids (Rs +Rd) and Rs = Rd → ∆Vds = 2∆Vgs


























|VDD + 2 dIindVds |VDD
) (3.6)
We need to have one other Ids at:
Vgs = VDD and Vds = VDD −∆V (3.7)
3.3 Simulations and results
Double-gate device structure is depicted in Fig. 3.3. The source and drain length
is fixed between 10-15 nm for all cases. The ballistic characteristics of the channel
transport/confinement orientation are set to <100>/[100] and gate length, physical
oxide thickness (TOX), oxide’s dielectric constant, EOT and VDD are set the same as
ITRS Table 3.1) after that the ballistic properties of each device for 2 different VDS,
i.e. VDD and VDD-0.1 V are calculated. By post-processing scattering and parasitic
resistances effects are applied. The achieved results are shown in Figs. 3.1-b and
3.3. By further geometry scaling the device performance metrics will degrade. The
downward trend for ION is primarily due to short channel effects and S/D tunneling.
Quantum confinement has different impacts on the device performance. We discuss
these effects in the following sub-sections.
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Fig. 3.5. schematic of the DG device structure. From, ITRS table (Table
I), the LEff , tsi (which is the equivalent of channel width in tall Fin-
FETs), EOT and VDD varies for each case. The channel material is Si
<100>/[100] with no strain. IOFF is set to 100nA/µm for all high per-
formance devices. LEff is assumed 80% of LG and body thickness, tsi, is
set to 40% of LEff .
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Fig. 3.6. a) The intrinsic speed (I/(CGVDD)) keeps increasing by more
than 8% per year. b) DIBL and SS values trend for geometry scaling are
depicted.
3.4 Discussion
3.4.1 Short Channel Effects (SCEs)
In the ideal MOSFET, top-of-the-barrier is controlled only by gate. However,
with channel length reduction, drain could affect the barrier too which lead to some
negative effects including Vth-rolling. Short channel effects are related to the strength
of drain control over the barrier. The shorter the distance between the drain and the
top-of-the-barrier the stronger SCEs. It is depicted in a simple cartoon in Fig. 3.4.1.
By scaling in device the drain control increases. This side effect can be seen in the
DIBL increase(Fig. 3.3).
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Fig. 3.7. A simple schematic to show the relation between channel length
reduction and drain control on the top-of-the-barrier. SCEs increase with
drain control on top-of-the-barrier. Shortening channel length, the dis-
tance between drain and top of the barrier reduces which causes higher
SCEs and drops the device performance.
3.4.2 Source-to-drain Tunneling
By scaling channel length the width of potential barrier reduces which makes it
possible for carriers to penetrate through the barrier. This effect in the OFF-state
will increase the leakage current and make it harder to turn off the device. As it is
depicted in Fig 3.8-a,-b and -c, tunneling current percentage over the whole OFF-
current increases with gate scaling. With S/D tunneling, gate voltage needs to be
lower to make the barrier taller in order to keep the OFF-current at 100 nA/um,
leading to higher SS (Fig. 3.8-d). Higher SS degrades device performance. This issue
will be discussed further in the next chapter.
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Fig. 3.8. (a, b, c) Current spectrum and energy band at the OFF-state
(IOFF = 100 nA/µm) for LG =20 nm, 10.6 nm and 5.1 nm are depicted.
(d) Tunneling ratio (TR) increases from 18% for LG = 20 nm to 98% for
LG = 5.1 nm. SS and Vth also increase due to higher S/D tunneling.
3.4.3 Quantum Confinement
Quantum confinement (QC) varies band structure and density of states (DOS).
Thinning Si < 100 > /[100] reduces m∗ and DOS. Current can be calculated as
I = Qinjvinj where Qinj is charge on top-of-the-barrier and vinj is the average velocity
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of carriers on top-of-the-barrier (vinj ∝ 1/
√
m∗). Quantum confinement can help to
reduce the carrier effective mass, but this effective mass reduction results in higher
S/D tunneling ratio. As it is depicted in Fig. 3.4.3, with scaling vinj raises but Qinj
drops. As it is shown in Fig. 3.1, thinning in Si body thickness and reduction in the
transport effective mass results in vinj increase (tSi ↓→ m∗ ↓→ vinj ↑). With scaling,
confinement reduces m∗, however, this raises tunneling and increases SS which leads
to larger Vth. In addition to that, by scaling VDD and increasing in Vth, Qinj drops
more than the increase in vinj (Qinj ∝ CG(V GS − V th)).
Fig. 3.9. (a and b) Injection velocity for each node in ballistic regime and
after applying backscattering model are calculated and depicted on the
left. The injection charge (Qinj) is shown on the right.
3.5 Conclusion
In this chapter we discussed the need for rewriting ITRS device tables. The
methodology to capture essential physics are discussed along with achieved results
and discussion about the scaling effects on the device performance metrics. The
major challenges for scaling will be short channel effects and S/D tunneling. In the
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next chapter we analyze S/D tunneling in detail and investigate one possible solution
to reduce this effect in ultrascaled MOSFETs.
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4. DESIGN GUIDELINES FOR TUNNELING
DOMINANT REGIME MOSFETS (LCH<12 NM)
Over the last four decades Si based technology has been continuously scaled down in
device dimensions, which are now approaching sub-22 nm channel lengths [4, 9, 64].
Until this point, using light m∗ materials as channel has been appealing due to their
high injection velocities. However, it has been shown at 12 nm channel length InGaAs
(m∗ = 0.07 m0) provides very similar SS, drain induced barrier lowering (DIBL)
and ON-current compared to strained-Si for triple-gate MOSFETs [23]. By scaling
the channel length further below 12 nm, the effect of S/D tunneling becomes more
important [6,24]. This tunneling increases the leakage current and the sub-threshold
swing (SS) [4, 6, 25, 26], counter productive to the goal of achieving low SS as a key
factor in scaling. FinFET and nanowire (NW) structures are used to lower SS and
NW MOSFETs have emerged as promising candidates for ultra-short devices [27].
Gate-all-around NWs offer the best electrostatic gate control over the channel [6,27].
Previous theoretical studies have explored the effects of channel materials, orientation
and strain on tunneling in NMOS devices [6,24,26,28–30]. These studies showed the
benefit of using heavier band minima mass materials over light materials; specifically
Si as heavier mass material versus InGaAs as light mass material [6]. However, these
studies did not estimate the range of optimum heavy m∗ that may be needed to
achieve both low SS and high ON-current for different channel lengths. Additionally,
these studies did not investigate the effect of heavy m∗ on quantum capacitance and
electrostatics. Also PMOS devices were not discussed in aforementioned studies.
In this chapter, we attempt to answer the following questions for the first time: 1)
What is the optimum effective mass range, independent of channel material, orienta-
tion, strain and transport type (n-type or p-type MOSFETs), for NW MOSFET with
a given channel length? 2) How does a heavy mass channel material impact device
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a) b)
Fig. 4.1. a) A 5x5 nm2 square cross-section nanowire with different gate
length is used as target device. The source and drain length varies with
the channel length due to the simulation convergence. Equivalent oxide
thickness (EOT) is set to 0.4 nm. The current is normalized to the device
width [23]. The OFF-current is set to 100 nA/µm for all different channel
lengths. b) A schematic to show the potential barrier profile in a short
channel device. It explains two different effective factors in tunneling
probability 1) Potential barrier profile (in simplified case: height (H) and
width (X)) and 2) carriers’ effective mass (m∗) [65]. Complex band struc-
ture and effective mass of the imaginary band is important to determine
the decay rate. Two components of the OFF-current for short channel
devices, which include thermionic and tunneling current are shown.
electrostatics? 3) Since m∗ is a silicon geometry and strain dependent parameter, is
it possible to engineer silicon in such a way to achieve optimum effective masses?
4.1 Methodology
To accurately capture S/D tunneling, an effective mass based real space Non-
Equilibrium Green’s Function (NEGF) transport simulator is used [52]. To address
the impact of m∗ we use a single band effective mass model with the m∗ ranging
from 0.07 m0 to 2.0 m0 for a nanowire (Fig. 1) with six different channel lengths
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(LEff = 12, 10, 8, 6, 4 and 3 nm). In tunneling, the imaginary bands within the
band gap of channel material are important [29]. The imaginary bands are by default
modeled as parabolic with effective mass the same as real conduction band (CB), or
valence band (VB) in effective mass model. Quantum confinement in Si increases
the band gap (Eg) from its bulk value, i.e. 1.12 eV [23]. At such a large Eg (>
1 eV), it is possible to neglect the effect of VB (CB) in transport calculations for
NMOS (PMOS) [24]. The carriers will be tunneling through the barrier within a few
hundreds of meV below top-of-the-barrier (Figs. 2 and 3-c). For energies close to
the conduction band (shaded area in Fig.2), effective mass approximates the complex
band structure accurately when band gap is large enough (Eg > 1 eV). This means
that for materials like Si or GaAs (Eg > 1 eV), effective mass approximation holds
well [24]. Furthermore, quantum confinement can cause a significant increase in the
band gap for light m∗ (low bulk Eg) materials like InAs [66]. Given the ultra-scaled
nanowire dimensions, semiconductor materials of research interest like III-Vs and Si
are within the purview of this work. To provide the general trends independent of the
complexity of band structure for different materials under complex device structures
we therefore use a single band effective mass model. More complex methods, such
as full-band modeling are required to obtain a quantitatively accurate understanding
of specific devices with different materials and geometry specifications [29, 52]. For
example, for low band gap materials, tight-binding should be used to capture band
to band tunneling accurately [29].
Electrostatics have a direct impact on the potential barrier profile and SS. Stronger
electrostatics lead to a wider barrier, which reduces the tunneling ratio and lowers
the SS. To achieve the best electrostatics and reduce its effects on SS, a gate-all-
around nanowire with 5x5 nm2 square cross-section with very thin equivalent oxide
thickness (EOT = 0.4 nm) is used as the target device (Fig. 1-a) [23]. This device
cross-section size is kept the same as ref. [23]. Several approximations are introduced
to point to the essential device physics and to avoid secondary effects. Effects due
to multiple sub-bands in Si are avoided by setting the transverse masses to 0.1 m0
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Fig. 4.2. The highest VB and lowest CB for Si <100> NW with no strain
with 5x5 nm2 square cross section is shown. Imaginary band connects
the bottom of CB to the top of the VB is depicted in the left side of the
image. The complex band structure of Si NW is calculated using sp3d5s∗
tight-binding (solid lines) [18] and effective mass (dashed lines). In a few
hundreds of meV below the bottom of CB, the imaginary band is parabolic
similar to the CB. Therefore, there will not be any significant interference
from VB imaginary bands in tunneling.
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and degeneracy factor (gv) to 1. Higher gv and multiple sub-bands can move down
Fermi-level which will change the carriers’ mass and consequently affect the tunneling
ratio. The dielectric constant of bulk Si has been used for the channel.
4.2 Results and Discussion
Fig. 3-a depicts the effects of effective mass and channel length on SS. Heavy m∗
have better SS values for any given LEff . At LEff = 12 nm all m
∗ have nearly ideal
SS. However, as the channel length shrinks, SS degrades. This degradation is more
pronounced for lighter m∗. SS is dependent on electrostatic (strong gate control),
which is related to oxide thickness and MOSFET design. A good aspect ratio of cross-
section size to channel length is required to achieve strong electrostatics in nanowires.
Due to the fixed cross-section size in this simulation set, the gate control weakens by
reduction of LEff . EOT reduction is a way to improve the electrostatics. Fig. 3-b
examines the effects of m∗ and LEff in the ideal case of EOT = 0 nm. An increase in
the effective mass does not improve the device performance above m∗ := 0.7 m0. The
tunneling current in the OFF-state increases the SS values. In Figs. 3-c, -d and -e the
gate voltage has been adjusted to achieve IOFF = 100nA/µm for devices with similar
geometry but different effective masses. Leakage current in the heavy effective mass
material case (m∗ = 1.0 m0) is primarily composed of thermionic current (tunneling
ratio = 0.01% at Fig. 3-e). In the case of very light effective mass (m∗ = 0.07 m0),
tunneling current is dominant and the potential barrier is higher in order to control
the leakage current (Fig. 3-c). It is still possible to achieve SS ≈ 100mV/dec for 3
nm device with m∗ > 0.7m0 (Fig. 3-a).
Figs. 4-a and -b depict DIBL versus m∗ for L = 3, 4, 6 and 10 nm. DIBL increases
for shorter LEff devices due to short channel effects. Here, the cross-section remains
fixed at 5x5 nm2, and as a result, the ratio of gate length to channel cross-section
decreases by shrinking LEff , which leads to weaker gate control and higher DIBL




Fig. 4.3. a) SS for devices with EOT = 0.4 nm. b) SS for devices with
EOT = 0 nm which leads to near-ideal electrostatics. c, d and e) current
density (JEs) vs potential barrier. This shows the current above and
below the potential barrier in the cases of m∗ = 0.07, 0.3 and 1.0m0 for
LEff = 6 nm. Tunneling rate (TR) is the ratio of tunneling current to
total current. Heavier m∗ materials have larger density of states which
makes the distance between contacts Fermi-levels (EF) and bottom of
conduction band (i.e. at 0 eV for the source contact) smaller in compare
to light m∗ materials for the same doping density. For lighter m∗ the gate
voltage needs to be more negative to produce higher barrier to keep the
OFF-current fixed at the 100 nA/µm.
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higher quantum capacitance (CQ) and respectively higher gate capacitance (CG =
COX ||CS where CS is the semiconductor capacitance and CS ≈ CQ). Meanwhile, the
drain capacitance (CD) does not vary much for the given channel length. CG for 3
different m∗ at the same channel length is depicted at Fig. 4-b. Moreover, the low
density-of-states (DOS) in the light m∗ materials leads to smaller CG, fewer number
of carriers in the channel and lower current for the ultra-scaled MOSFETs [67, 68].
This shortcoming of light m∗ materials is known as DOS bottleneck. Recent research
efforts trying to solve the DOS bottleneck issue still aimed at low transport m∗ in
ultra-thin-body III-V MOSFETs [66,69].
CG is proportional to density of states and higher CG translates to a better gate
control [70]. The calculated CG value is higher in heavier mass material devices (Fig
4-b).
Figs. 4-c and -d show another important performance metric ION/IOFF for dif-
ferent devices. In Fig. 4-c, ION/IOFF ratio for light effective mass (m
∗ = 0.07 m0)
and m∗ = 0.2m0 are very close at the length of 12 nm, which is consistent with [23].
Below 10 nm channel length, the device is in tunneling dominated regime. For
light effective mass (high mobility) materials, high S/D tunneling in the OFF-state
degrades the device performance including ION/IOFF and SS. Fig. 4-d shows the
impact of the effective mass for any given LEff on ION/IOFF as a function of m
∗.
There is an optimum m∗ for each channel length depicted in the inset of Fig. 4-d.
To achieve the optimal performance for different channel length, it is required to
engineer the m∗ from 0.2 m0 to 1.0 m0. Table I provides different m
∗ obtained for
Si NW with 5x5 nm2 square cross-section using the sp3d5s∗ tight-binding model in
NEMO5 [18, 71]. 3 NMOS and 2 PMOS designs are listed. Our models predict the
capability of Si to be scaled down to 3 nm.
The achieved optimum mass for each channel length is also valid for hole transport.
These m∗ are electron effective mass in the case of NMOS and hole effective mass
for PMOS. As depicted in Table I, tensile (compressive) strain can degrade device




Fig. 4.4. a) DIBL for 4 different gate lengths. Heavier m∗ leads to better
DIBL due to higher CG. b) CG and in the cases of m∗ = 0.07, 0.3
and 1.0 m0 for LEff = 6 nm, c) ION/IOFF for different effective masses
along different channel length. Effective masses are written as labels. d)
ION/IOFF as a function of effective mass for 4 different gate lengths. The
inset shows the optimum m∗ for each given LEff .
m∗ for the carriers in NMOS (PMOS) devices. Confinement increases the band gap
(Eg), which reduces the band-to-band tunneling ratio. Eg, non-parabolicity, mul-
tiple valleys, sub-bands and Fermi-level could change m∗. To get an accurate and
quantitative estimation, aforementioned factors should be analyzed separately using
a full-band transport tool.
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Table 4.1.
Examples to engineer m∗ of Si (bottom of CB for NMOS and top of VB
for PMOS) for 5x5 nm2 square cross-section NWs. For NMOS (PMOS),
tensile (compressive) strain can reduce the m∗. For example for PMOS
with compressive strain in 5th row the m∗ is less than the case of without
any strain in the 4th row.
Orientation (Si) Stress [GPa] Eg [eV] m∗/m0
< 100 > (NMOS) 0 1.28 0.235
< 110 > (NMOS) -2.5 1.142 0.553
< 100 > (NMOS) -1.5 1.182 0.942
< 100 > (PMOS) 0 1.280 0.7
< 100 > (PMOS) -0.5 1.236 0.46
There are a few recent experiments for extremely short channel devices. Migite
et. al., in [72, 73] fabricated a 3 nm channel length junction-less FET SOI. They
reported the SS and DIBL for PFET (and NFET) as 189 mV/dec (238 mV/dec) and
520 mV/V (960 mV/V). Interestingly, for PFET (with heavier mass) SS and DIBL
values are lower than NFET, which is consistent with the message in this paper.
These values are higher than the predicted ones in this work, which is a result of
weaker electrostatics in 2D (ultra-thin body) devices in comparison to NW [23].
4.3 Conclusion and Future Work
In this chapter, a general understanding of MOSFET performance in the source-
to-drain tunneling dominant regime (sub-12 nm channel length) is provided. In
sub-12 nm, for each LEff there is an optimum m
∗, which provides highest ION/IOFF
and lowest SS. It has been shown that optimum heavy effective mass leads to a better
Cq, which means improved DIBL and SS. For heavy effective mass, the ON-current
is lower due to lower injection velocity. It is found that for nanowires, the optimum
m∗ lies between 0.2 − 1.0 m0. Finally, a guideline to achieve the optimum effective
mass for Si NMOS and PMOS at a given channel length is provided.
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Other properties of Si MOSFETs such as: different transport orientations, stress,
cross-section size and shape can be explored to obtain the optimum masses for dif-
ferent channel length. Other factors that affect S/D tunneling, include dielectric
constant, high-k oxides, doping profile, band gap, non-parabolicity and scattering,
which need further investigation. Also, using heavy mass materials might impact on
device power consumption, fmax and gate leakage, which should be studied separately.
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5. SILICON GERMANIUM BASED MOSFETS
High mobility channel materials have been widely pursued for the continued minia-
turization of transistors. Due to its superior hole mobility Silicon Germanium is a
leading candidate as a replacement channel material for PMOS. High mobility ma-
terials including SiGe and III-V have also been incorporated in modified FinFET
geometries to lower the leakage resulting from short channel electrostatics. For ex-
ample, SiGe cladding FinFET employs a thin SiGe cladding layer as the channel
around a non-conducting Si fin to provide stronger gate control. In this work, atom-
istic simulations are used to obtain band structure and transport characteristics in
the ballistic regime for SiGe channels between 2 to 8 nm in the presence of strain for
various Ge mole fractions between zero to one. We show that reducing thickness of
the <110> SiGe channel improves ballistic ON-current and increases the band gap
desirable for lowering leakage. These changes are quantified and are more pronounced
for higher germanium percentage. Moreover, while strain has an important role in
improving ballistic ON current, its effect diminishes for channel thicknesses below 3
nm. Finally, we compare a cladding FinFET composed of a 3 nm SiGe channel over
a Si fin with a bulk FinFET of the same material composition and footprint. The
simulations show that cladding FinFET outperforms regular FinFET; largely as a
result of quantum confinement (QC) effects.
5.1 Introduction
FinFET metal oxide semiconductor field effect transistors (MOSFETs) have been
commercialized as a replacement for conventional planar devices to extend scaling for
near future technology nodes [89]. To enhance the performance of these devices in
the ON-state, high mobility materials such as SiGe [90], Ge and III-V are potential
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replacements for Si. Among these materials, SiGe is already in use as an embed-
ded source/drain stressor in Si based PMOS devices to enhance hole mobility [91].
In addition to improvement in channel mobility, modified FinFET geometries have
been investigated to enhance the device electrostatics to reduce the leakage current.
Recently, forming channel SiGe layer over a Si fin for MOSFETs has been proposed
and studied [92, 93]. The recent experimental reports demonstrate that such devices
exhibit higher hole mobility, as compared to Si counterparts [93]. Additionally, it
is believed that the Si fin in these cladding devices (Fig. 5.1-A) should be non-
conductive with the intent of reducing the OFF-state leakage. However, some critical
questions remain about these structures, including: 1) How large is the band offset
between the SiGe cladding layer and the Si fin (Fig. 5.1-A) to hold the carriers in-
side the channel? 2) What are the effects of QC, germanium percentage and strain
on band gap, which is a critical parameter for the OFF-state leakage? 3) How the
aforementioned factors vary the ballistic performance?
We show that QC and Ge mole fraction provide large enough (at least 300 meV )
band edge offset between the channel SiGe layer and the Si fin (Fig. 5.1-A). This
keeps the carriers inside the high mobility channel in the ON-state, which is of critical
importance for such devices to function (see Figs. 5.2-A and -B). This is backed up
both by atomistic as well as TCAD simulations. In addition, QC causes band gap
widening that reduces leakage current in the OFF-state, which is of special concern,
as bulk SiGe has lower band gap than Si. We quantify the band gap widening for
SiGe channels with thicknesses between 2 nm to 8 nm for various SiGe alloys (see
Figs. 5.3-A and -B). Strain has a positive effect on performance and band edge offset
but degrades band gap. The extent of these effects are also quantified.
As a gauge for potential performance of these devices, we show ballistic transport
calculations for SiGe channel with Ge mole fractions ranging from 0.5 to 1 in the 110
transport direction in the presence of strain and QC. Interestingly, QC significantly
enhances ballistic ON current (see Figs. 5.4-a and -b). This enhancement is more
pronounced for higher concentrations of Ge. Strain markedly increases ballistic ON
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(A) (B)
Fig. 5.1. FinFET cross section for PMOS devices: a) A cladding SiGe
<110>/[110]/[100] PMOS FinFET as the channel (cladding layer) is over
the Si fin. b) A 24x8 nm square cross section regular SiGe FinFET
<110>/[110]/[100].
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current in the SiGe channel but this effect is somewhat diminished for channel thick-
nesses below 3 nm, where ON current has already been boosted by QC. We compare
a cladding FinFET composed of a 3 nm SiGe cladding layer over a Si fin with a bulk
FinFET of the same conditions using similar material composition, equal footprint
and the same stress. The simulation results show that the cladding FinFET outper-
forms the regular FinFET. Our observations are explained based on the changes to
the band structure due to QC, different germanium concentrations and strain (see
Fig. 5.4).
5.2 Methodology
Confinement and strain alter band structures. Also, percentage of different mate-
rials in alloys can change band structure. In cladding devices, strain on the channel
is induced by external stresses from contacts, as well as lattice mismatch between
cladding layer and the Si fin. Sentaurus TCAD is used for extensive process sim-
ulations to provide realistic strain component values of cladding layer and Si fin.
Strain values are provided as input to calculate the band structure. The electronic
band structure is calculated by the atomistic 20-band sp3d5s∗ with spin-orbit cou-
pling tight-binding (TB) model [13, 94] incorporated in NEMO5 [18, 71]. The TB
parameters for the different compositions of Si1xGex are calculated based on the
virtual crystal approximation (VCA) method [95]. Computationally simulating the
structure as a whole is very expensive. Therefore, we split the structure into 4 parts
(Si fin, two sides and one top part), which are then individually computed to speed
up calculations. The results of the individual simulations show very close agreement
to simulation of the entire device simultaneously. Valance band offset (V BO) is de-
termined as the difference between the top of the valance bands of Si fin and SiGe
cladding layer. These strain values are used as input for band structure calculations in
NEMO5. Once the electronic structure is obtained, the performance metrics, includ-
ing overdrive current are derived using the top-of-the-barrier transport model [96].
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(A) (B)
Fig. 5.2. a) Top of the VB (TVB) for cladding part moves up with con-
finement, Ge mole fraction and compressive uniaxial strain. The plot
shows how much Ge mole fraction and strain could shifts the top of the
VB for SiGe cladding part. The [red] star is experimental TV B value
for Ge and the [blue] square is the calculated value for confined Ge with
no strain, which is ∼ 110meV lower than bulk value. Si0.5Ge0.5 cladding
layer with 3 nm thickness has the minimum VBO in respect to bulk Si,
which is ∼ 300meV and Ge provides highest V BO, 900 meV . b) The
TCAD output in the ON-state (@VGS − VDS = 0.5V with EOT = 1 nm),
which shows the carriers are confined in the cladding part.
Table 5.1.
These values are calculated energy level for TV B for the cladding part.
TV B values for the Si fin is almost at 0 meV .
VB [eV] Si0.5Ge0.5 Si0.25Ge0.75 Ge
NoStrain 0.31 0.49 0.66
−1% 0.35 0.53 0.70
−2% 0.40 0.59 0.76
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5.3 Results and Discussion
Large valance band offset between Si fin and SiGe cladding layer is crucial to
confine the carriers in the cladding region, i.e. the channel (see Fig. 5.1-A). The
effects of confinement, uniaxial strain along the transport direction, and Ge mole
fraction on V BO are depicted in Fig. 5.2-A. Confinement downshifts the top of the
valance band (TVB). Confined Ge has ∼110 meV lower TVB than the experimental
value for bulk Ge, i.e. 770 meV .
Compressive uniaxial strain, as well as higher germanium concentration move up
the TV B of the cladding part compared to Si fin, resulting in increase in the V BO
(Fig. 5.2-A and Table I). The induced upward shift in the V BO is helpful in order
to keep the carriers in the channel region. Stress components values are simulated
for multiple Si fin width, including 2, 3, 4 and 6 nm with 3 nm cladding layer width
and different Ge percentage in both the cladding layer and contact. Germanium in
contacts is used for external stresses over the channel. Stress over the channel contains
multiple components. The major component is found to be compressive uniaxial along
the transport while the other stress components are negligible. The stress component
along the transport can change from tensile to compressive, depending on Ge mole
fraction in the contacts, cladding layer width, and Si fin width. We only report
no-strain to 2% compressive strain cases, since tensile stress on PMOS degrades the
mobility and is not pertinent to this study. Compressive uniaxial strain up to 2%
along the transport direction in the SiGe cladding layer elevates V BO by ∼100-150
meV .
Higher Ge mole fraction in SiGe raises the top of valance band. Ge percentage
is increased in the channel up to 100% to gain better understanding of germanium
effects (Fig. 5.1-A and Table I). Ge mole fraction (>0.5) generates ∼ 300-900 meV
of V BO (see Fig. 5.2-A). These results are consistent with the TCAD outputs. Fig.
5.2-B is one of the outputs of the TCAD, which demonstrates how the cladding layer
could hold the transport carriers in the ON-state. Reducing the width of the Si fin
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from 6 nm to 2 nm has negligible impact on its TV B. With or without strain, TV B
of the Si fin moves up to 12 meV , at most, as a result of width reduction.
Leakage current is a concern with Ge based MOSFETs due to its low band gap
(BG). BG is a detrimental indicator for the leakage in the MOSFET devices. Low
BG leads to high band-to-band-tunneling, which increases the off state leakage current
[97]. In addition to change in TV B, germanium and strain on alter the BG of cladding
layer (Fig. 5.3-A). The compressive strain and higher germanium percentage reduce
the BG. Ge has a lower BG compare to Si. By adding more Ge to the channel
lower BG is expected. Fig. 5.3-B depicts, that confinement increases the BG due to
pushing down the TV B. This effect is similar to particle in a box, which with stronger
confinement, energy levels move up [98]. It is found that in highly quantum confined
structures, the band gap can be as high as 960 meV for germanium percentage up to
100%. This number reduces in the presence of strain, but remains above 900 meV
for 2% strain. Fig. 5.3-B shows that confinement leads to higher BG that can lower
leakage current.
In order to quantify the effect of factors discussed previously on performance, we
also calculated the ballistic ON-current. Ballistic ON-current provides insight about
maximum possible performance of a device. Calculation results along with experi-
ments [93] show <110> transport orientation outperforms <100>. Therefore, only
the results for <110> are reported in Fig. 5.4. In the ballistic performance calcula-
tions, EOT is set to 1 nm, and over drive current is reported at VGS − VDS = 0.5V .
Top-of-the-barrier model calculations show that 3 nm cladding devices outperform
regular FinFETs in all cases of different Ge mole fraction and strains. This method
shows that QC in cladding devices improves ballistic ON-current for the same foot-
print device (Fig. 5.4-A). This effect is significantly higher for increased Ge concen-
tration. The effects of strain beyond 1% diminishes in heavily confined structures
(Fig. 5.4-B).
Band structure analysis explains the aforementioned effects on the ballistic ON-
current. Ge has lighter transport effective mass (m∗) compare to SiGe, meaning
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there is a sharper curvature on top of the VB. In both cases of Ge and Si0.5Ge0.5,
confinement sharpens the curvature, but for Ge it is more pronounced (Fig.
5.4-A). m∗Ge decreases from 0.107m0 to 0.065m0 (39% reduction), while for Si0.5Ge0.5
this value decreases from 0.155m0 to 0.114m0 (26% reduction). Strain also sharpens
the bands curvature, which results in higher mobility. For cladding layer SiGe (24x3
nm), m∗ for no strain is 0.114m0. By applying 1% compressive uniaxial strain, m
∗
will be 0.098m0 (14% reduction) and with 2% it declines to 0.092m0 (19% reduction
in total). In regular SiGe FinFET (24x8 nm), m∗ for no strain is 0.155m0. By
applying 1% compressive strain m∗ will be 0.102m0 (34% reduction) and with 2%
compressive strain m∗ decreases to 0.091m0 (41% reduction in total). This shows
confinement diminishes the effects of strain, Fig. 5.4-B. The difference between 1%
and 2% uniaxial strain at the range of first few kBT is minimal, leading to reduced
improvement in 2% strain cladding device performance (Fig. 5.4-B).
Fig. 5.3. (A) The band gap for confined cladding layer with 3 nm thick-
ness. Ge mole fraction and compressive strain decrease the band gap. (B)
Confinement can increase the band gap. The band gap variation in higher
Ge with confinement is more pronounced.
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Fig. 5.4. Calculated overdrive current for (A) a regular FinFET and (B)
a cladding FinFET with 3 nm cladding layer thickness with different Ge
mole fraction and strain.
5.4 Conclusion
In this work we analyzed VBO, band gap, strain effects, confinement and used this
analysis to asses feasibility and performance of SiGe cladding PMOS FinFETs. SiGe
based cladding FinFET is compared with a regular FinFET. Five main conclusions
of this work: 1) A thin SiGe layer on a Si fin can confine a significant number of holes
and carry most of the current in cladding FinFET; 2) confinement raises the band gap,
which helps to reduce the leakage current for SiGe based MOSFETs; 3) confinement
and strain interplay on improving SiGe based device performance and with higher
confinement, the effects of strain will be less pronounced; 4) the effects of confinement
are more pronounced on higher germanium concentration; 5) the device overdrive
current is higher for cladding structures than regular FinFETs. The computational




Fig. 5.5. (a) Band structured for Ge and SiGe with 24x8 nm cross section
shows that Ge has narrower curvature, which means lighter carrier effec-
tive mass. With reduction in the width of the structure from 8 nm to 3
nm, the curvature for SiGe and Ge narrows. But for the case of Ge, this
effect is more pronounced. (b) Strain narrows the curvature of the band
structure around Γ point. This effect diminishes with confinement. The
top valance band for the cladding layer (24x3 nm) is depicted and the
inset shows the top valance band for the FinFET structure (24x8 nm).
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6. SUMMARY AND FUTURE WORK
The present thesis explained the semi-empirical model development as a basis for
computational and numerical modeling based on solid-state physics to explore the
electron and lattice behavior at the nano-scale. Computational models are used for
projecting CMOS scaling and finding issues and solutions for those issues. Source to
drain tunneling is a critical scaling drawbacks. S/D tunneling is analyzed and two
solutions are proposed. Thick high-k gate stack also degrades ultra-scaled MOSFETs.
There should be an optimum thickness for each gate stack to provide low gate leakage
as well as strong electrostatics. We provided an analytical model to estimate gate
leakage for each gate stack. Lastly, confined SiGe based MOSFETs are analyzed as a
potential solution for next technology nodes. Each part of the thesis is summarized
in next sub-sections.
6.1 Semi-empirical Model Development
The process for a semi-empirical model development using parallel genetic algo-
rithm was shown. The semi-empirical model for semiconductor lattice properties of
GaAs was achieved by fitting its constant parameters to experiment. The model was
verified to be predictive for other frequencies, as well as it is extendable for other ma-
terials like InAs. The model was used to predict thermo-electric properties of a square
cross section nanowire as a practical application. The process for developing complex
semi-empirical models are similar. We used the same method to fit parameters for
strained Si [13] and MoS2, GaSb and InSb, which we did not publish yet.
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6.2 CMOS Transistor Scaling Roadmap
In this thesis, the need for revising the roadmap projection with more sophisticated
device modeling tools is discussed (see Fig. 7.1). The methodology using a full band
atomistic quantum transport tool is explained along with achieved results. The scaling
effects on the device ON-current, SS, DIBL are also discussed and depicted in Fig.
7.2. The ON-current trend shows a decline with the gate length reduction, due to
S/D tunneling, short channel effects and supply voltage scaling.
The major issue with scaling in ultra-scaled devices is S/D tunneling. Scaling leads
to higher tunneling ratio and higher SS, lowering the device performance. Innovations
to improve MOSFETs performance in further scaling such as using different channel
orientation, better channel materials like SiGe or III-V or new device architectures
such as vertical nanowire are vital for the future of the semiconductor industry.
The back-scattering model used in this work is simple and computationally in-
expensive. The results can be more accurate by improving the approach to include
scattering effects like full quantum treatment [99]. The next steps for more complete
roadmap involve adding Si based nanowire and III-V and Ge based multi-gate devices.
The objectives for future work include the following:
• Exploring the design space for III-V/Ge based different device architectures and
type (e.g., PMOS and NMOS).
• Extracting ION, SS, DIBL, required series resistance and finding out optimum
design parameters for III-V/Ge based devices and nanowires.
6.3 Design Guidelines for ultra-scaled MOSFETs
A general understanding of MOSFET performance in the source-to-drain tunnel-
ing dominant regime (sub-12 nm channel length) is provided. In sub-12 nm, for each
LEff there is an optimum m
∗, which provides highest ION/IOFF and lowest SS. It
has been shown that optimum heavy effective mass leads to a better Cq, which means
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Fig. 6.1. On the left, the recent best experimental values are shown along
with MASTAR’s projections for DG and bulk devices. MASTAR’s calcu-
lations are very dependent on the recently fabricated MOSFETs. Specifi-
cally, for future technology nodes cannot capture critical physics, such as
quantum confinement and source to drain tunneling. Therefore, there the
projection results can be far from practical MOSFETs performance. On
the right side MASTAR’s and NEMO’s projections are depicted on top of
recent experimental values.
improved DIBL and SS. For heavy effective mass, the ON-current is lower due to
lower injection velocity. It is found that for nanowires, the optimum m∗ lies between
0.2 − 1.0 m0. A guideline to achieve the optimum effective mass for Si NMOS and
PMOS at a given channel length is provided. It is known thinning Si can impact on
its dielectric constant, which varies the potential profile shape and can change the
tunneling ratio. These effects need to be investigated carefully. Different properties
of Si MOSFETs, such as different transport orientations, stress, cross-section size and
shape can be explored to obtain the optimum masses for different channel lengths.
Other factors that affect S/D tunneling, include dielectric constant, high-k oxides,
doping profile, band gap, non-parabolicity and scattering, which need further inves-
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Fig. 6.2. (A) Scaling LG, EOT, and VDD from the ITRS PIDS-2012 table
are depicted. (B) The calculated ON-current using MASTAR [17] for DG
and bulk is compared with the recently reported best experimental data.
(C) DIBL and SS value trends for geometry scaling are depicted. (D) The
intrinsic speed (I/(CGVDD)) keeps increasing by more than 8% per year.
tigation. Using heavy mass materials might impact device power consumption, fmax
and gate leakage, which should be studied separately.
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Fig. 6.3. (A) A 5x5 nm2 square cross-section nanowire with different gate
length is used as target device. (B) Current density (JEs) vs potential
barrier. This shows the current above and below the potential barrier
in the cases of m∗ = 0.07, 0.3 and 1.0 m0 for LEff = 6 nm. Tunneling
rate (TR) is the ratio of tunneling current to total current. Heavier m∗
materials have larger density of states which makes the distance between
contacts Fermi-levels (EF) and bottom of conduction band (i.e. at 0 eV
for the source contact) smaller in compare to light m∗ materials for the
same doping density. For lighter m∗ the gate voltage needs to be higher
negative to produce higher barrier to keep the OFF-current fixed at the
100 nA/µm.
67
6.4 Guidelines for High-K Gate Stack Design
Scaling MOSFETs below 20 nm using thicker high-k oxides drastically degrades
the device performance for a fixed EOT. Therefore, introducing higher-k oxide should
be examined carefully for degradation in electrostatics (see Fig. 7.4). Using very thin
oxides also causes gate leakage (Fig. 7.2-A). An optimum combination of k value and
oxide effective mass and thickness, or engineered gate stack, should be used to provide
strong electrostatics and acceptable gate leakage, as Fig. 7.5 depicts. We provided a
simple analytical model to estimate the gate leakage for each gate stack, as well as a
model for the electrostatic degradation due to the fringing capacitance. Additionally,
we showed there is an optimum gate stack thickness for any high-k material. Gate
overlaps, source/drain doping and scattering can impact on the quantitative results
and for a specific device, it is necessary to investigation in order to find the optimum
geometry and design for the best performance.
Fig. 6.4. Shows potential spread over the source and the drain in double
gate MOSFET with HfO2 gate stack (A) with 7 Å interface layer (SiO2)
and (B) no interface layer.
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Fig. 6.5. Performance metrics of DG MOSFETs with fixed EOT of
0.86 nm, and various dielectric materials (different k) at fixed IOFF (100
nA/um). If ID − VGS could not go below 100 nA/um at off state were
dropped out of these figures. (A) ON current ION , (B) Gate leakage
(IGate), (C) Sub-threshold swing (SS) and (D) Drain induced barrier low-
ering (DIBL).
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6.5 Quantum Confined SiGe-based MOSFETs
In this thesis, we analyzed VBO, band gap, strain effects and confinement and
used this analysis to asses feasibility and performance of SiGe cladding PMOS Fin-
FETs. SiGe based cladding FinFET is compared with a regular FinFET. The results
can be summarized as: 1) a thin SiGe layer on a Si fin can confine a significant num-
ber of holes and carry most of the current in cladding FinFET; 2) confinement raises
the band gap, which helps to reduce the leakage current for SiGe based MOSFETs;
3) confinement and strain interplay on improving SiGe based device performance and
with higher confinement, the effects of strain will be less pronounced; 4) the effects of
confinement are more pronounced on higher germanium concentration; 5) the device
overdrive current is higher for cladding structures than regular FinFETs. The com-
putational models show SiGe cladding PMOS FinFET is an attractive alternative to
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